ABSTRACT: This paper presents the design of multioutput active clamp fly back converter topology which is operated at 100 KHz in CCM mode respectively. This provides output voltages (positive and negative), lower and higher voltages than input voltage. With the help of active clamp circuit, the transformer leakage energy is recycled, and zero-voltage-switching (ZVS) for primary main switch is achieved .
INTRODUCTION
Power supplies are amongst the most popular part of electronic test equipment. It is a device that supplies electric power to an electrical load. Power supplies are used extensively in industrial application to meet the following purpose: (a)Isolation between the source and load; (b) Reduction of size and weight.;(c) Controlled direction of power flow; (d) High conversion efficiency; (e) Input and output waveform with a low total harmonic distortion for small filters; (f) Controlled power factor if the source is an ac voltage.
To achieve purpose switched-mode power supply are selected. These supplies include high frequency converter topologies to get improved performance and to realize in compact size, [1] , [2] Compare to other topologies in flyback is simple, less components, low cost and it is used for low power application..So it is essential to design these supplies using high frequency converter topologies to get improved performance compact size, reduce the switching losses [3] , [4] .In this paper multi output active clamp flyback converter topology is presented.. In a flyback converter, when more than one output is present, the output voltages track the input voltage and the load, far better than they do in the forward converter. This is because of the absence of the output inductor, so the output capacitor connects directly to the secondary of the transformer and acts as a voltage source during the turned off period of the switch They are especially popular in multi-output applications, due to the low parts count one diode and capacitor per output. The switch in the flyback converter is operated at hard switching. Therefore the voltage and current stress of switch suffered from the transformer leakage inductance is very high and also an EMI problem from the hard switching limit the power rating for higher power application [5] , [6] . To overcome these drawbacks, and to achieve ZVS, active clamp circuit is added. Active clamping is an effective means to clamp the voltages across semiconductor devices as well as to achieve soft switching [7] - [9] . The active-clamp circuit provides the benefits of recycling the transformer leakage energy while minimizing turn-off voltage stress across the power switch [10] - [11] . In addition, the active-clamp circuit provides a means of achieving zero-voltage-switching (ZVS) for the power switch and subsequent lowering of the output rectifier di/dt. This results in decreased rectifier switching loss and output switching noise.
The analysis, design and implementation of a70W active clamp flyback converter is presented in this paper to achieve zero voltage switching(ZVS) for main switch. With the auxiliary switch, clamp capacitor and resonant inductor, the surge energy stored at the leakage inductance can be recycled by the active clamp circuit.
II.
SYSTEM MODEL AND ASSUMPTIONS Fig 1: shows the block diagram of multioutput active clamp flyback converter. Fig2: shows the circuit configuration of the active clamp flyback converter. The magnetizing inductance is represented as Lm. The resonant inductance Lr is the sum of transformer leakage inductance and external inductance. The resonant capacitance Cr is equal to the parallel combination of the parasitic capacitance of main switch S1 and auxiliary switch S2. The auxiliary switch S2 and clamp capacitor Cclamp represent the active clamp circuit to recycle absorb the surge energy due to the leakage inductance so as to reduce the voltage stress of main switch S1. The resonant capacitance Cr and inductance Lr are resonant to achieve ZVS operation for main switch S1. Before the system analysis, some assumptions are made as: (1) The resonant period generated by the clamp capacitance Cclamp and resonant inductance Lr is greater than turn off time of main switch; (2) The resonant inductance is less than magnetizing inductance (Lr<<Lm); (3)All semiconductors (switches and diodes) are ideal; (4) The converter is operated in the continuous conduction mode; (5)the energy stored in the resonant inductance is greater than energy stored in the resonant capacitance in order to achieve ZVS operation for main switch. Lr and Cclamp begin to resonate. In order for S2 to achieve ZVS, the device should be turned on before clamp capacitor current I clamp reverses direction. 
T5-T6:
Assuming the energy stored in Lr is greater than the energy stored in Cr, At T5 Cr will be sufficiently discharged to allow S1's body diode to start conducting. The voltage across the resonant inductor becomes clamped at Vin+NVo   Fig 3g. T6-T7: S1 is on, and the secondary current is decreasing as the resonant inductor current increases. At T7, the secondary current decreases to zero (because the resonant inductor current has equalled the magnetizing current), and D1 reverse biases, allowing the polarity to reverse on the transformer primary. The magnetizing and resonant inductances begin to linearly charge again, starting another switching cycle (T7 = T0). where, Dmin Vin=(Dmax Vinmin)/Vmax,min. With all these design factors keeping in mind we the design parameters are summarized as follows.
Designed parameters Input V in 270V+-1%
Output voltage V out 6.3V/3.5A 400V/30mA -300V/30mA 15V/250mA 15V/250mA 15V/250mA P o total 70W Table 1 : Design parameters IV.
RESULT AND DISCUSSION
A 70W system parameters of converter are shown in table 1. Fig.5 shows simulation circuit of multioutput active clamp flyback converter respectively. Table 2 and 3 gives simulation and hardware results respectively. Fig.(6) and (7) shows the experimental waveforms of the gate-to-source voltages of main switch and auxiliary switch of main switch. The time delay between the auxiliary switch turn-off and main switch turn-on to ensure main switch turn on at ZVS respectively. Fig.(8) gives the experimental waveforms of gate signals of main switch Vs1,gs and auxiliary switch Vs2,gs and transformer primary voltage Vpri, Ipri. When main switch is turned on, the transformer primary side voltage is equal to Vin. If the main switch is turned off, the primary side voltage equals (-nVo). Fig. (9) shows the gate-to-source and drain-to source voltage for main switch. Before the mains switch is turned on the drain-to-source voltage has been reached zero. Fig. (10) gives the switch Vs1,gs and auxiliary switch Vs2,gs. and transformer experimental waveform of clamp capacitor voltage. 
